



Современные тенденции разработки высокопроизводительных приложений

Игорь Одинцов Intel

Архангельск, 9 февраля 2015 г.

Учиться параллельным вычислениям





ínte

Насколько сложна разработка программ с параллельными вычислениями?



ínte

Тенденции









Unveiling Details of Knights Landing

(Next Generation Intel[®] Xeon Phi[™] Products)





Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel[®] Xeon[®] Processors

Compute: Energy-efficient IA cores²

- Microarchitecture enhanced for HPC³
- 3X Single Thread Performance vs Knights Corner⁴
- Intel Xeon Processor Binary Compatible⁵

Intel[®] Silvermont Arch. Enhanced for HPC

Integrated Fabric

Processor Package

On-Package Memory:

- up to **16GB** at launch
- **5X** Bandwidth vs DDR4⁷
- **1/3X** the Space⁶
- **5X** Power Efficiency⁶

Jointly Developed with Micron Technology

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. ¹Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle. ²NOPS = cores x clock frequency x floating-threads/core support. ⁴Projected peak theoretical single-thread performance relative to 1st Generation Intel[®] Xeon Phi[™] Coprocessor 7120P (formerly codenamed Knights Corner). ⁵ Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). ⁶Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5). ⁷Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated.



Conceptual—Not Actual Package Layout

Intel[®] Xeon Phi[™] Product Family Industry and User Momentum

$1 \ TFLOPS^1$

Knights

3+ TFLOPS²

-Bootable Processor -On-Pkg, High BW Memory -Integrated Fabric Knights Landing 2H'15 First Commercial Systems Knights Hill

Announcing

3rd Generation Intel[®] Xeon Phi™ Product Family

2nd Generation Intel Omni-Path Architecture

10nm process technology



>100 PFLOPS customer system compute commits to-date³



¹Claim based on calculated theoretical peak double precision performance capability for a single coprocessor. 16 DP FLOPS/clock/core * 61 cores * 1.23GHz = 1.208 TeraFLOPS ²Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle. ³ Intel internal estimate

Intel[®] Omni Scale—The Next-Generation Fabric





¹Source: NERSC

² www.ihpcc2014.com

Create the applications that shape and enable innovation







Optimization Notice

Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Высокопроизводительные вычисления и компьютерный континуум





десктопы

нетбуки ноутбуки

планшеты

смартфоны «умные» телевизоры встроенные устройства

Intel[®] Parallel Studio XE ACCELERATE

improve application performance, scalability and reliability.

TRANSFORM YOUR CODE >

Optimization Notice

Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



Technical Computing Enterprise, and HPC Software

Improve application performance, scalability, reliability





ínte

Industry leading performance		Parallel programm models	ning	<u>.</u>	Insightful analysis tools
 Advanced compilers and libraries Linux*, Windows*, and OS X 	 Task Perf Distr Perf 	k, Data Parallel ormance ributed ormance	l	 Para Three Ana Perf 	allelism Assistant ead and Memory lysis ormance Analysis
Create	Build		Verify		Tune

Faster Code Faster

Intel® Parallel Studio XE 2015

- Simplifies building, debugging and tuning parallel code
 - Integrated C++ and Fortran tool suite
 - Drops into development environment
 - e.g., Visual Studio*
 - Windows*, Linux* & OS X*





How Intel® Parallel Studio XE 2015 helps make *Faster Code Faster* for HPC





Intel® Parallel Studio XE 2015

Phase	Product		Feature	Benefit	
	CO	Intel [®] Composer XE	Compilers, Performance and Threading Libraries	Out of the box performance	
Build	MPI	Intel [®] MPI Library [†]	High Performance Message Passing (MPI) Library	Interconnect independence	
	Ad	Intel [®] Advisor XE	Threading Prototyping Tool (Studio XE products only)	Simplifies parallel application design	
	Am	Intel [®] VTune™ Amplifier XE	Performance Profiler	Find performance bottlenecks	
Verify & Tune	The second se	Intel [®] Inspector XE	Memory & Threading Dynamic Analysis	Code quality, improved security	
	ITAC	Intel [®] Trace Analyzer & Collector [†]	MPI Performance Profiler	Find performance bottlenecks in cluster-based applications	

Efficiently Produce Fast, Scalable and Reliable Applications with Intel Tools

Intel® C++ and Fortran Compilers



Boost application performance on Windows* and Linux*

on Windows* & Linux* using Intel® C++ Compiler (higher is better) **Floating Point** Integer 1,5 1,46 1,23 1,24 1 1 2013 ŝ 201: 15.0 0 15. C++ O C++* C 0 ÷ C++ GCC 4.9. GCC 4.9. 5 ÷ sual sual Ð 0 E Ð <u>0</u> Windows Windows Linux Linux Estimated SPECfp® base2006 Estimated SPECint® base2006

Boost C++ application performance

Relative geomean performance, SPEC* benchmark - higher is better

Configuration: Hardware: HP ProLiant D1360p Gen8 with Intel® Xern® CPU E5-2880 v2 @ 2.80GHz, 256 GB RAM, HyperThreading is on. Software: Intel C++ compiler 150, Microsoft Visual C++ 2013, GCC 4.9.0. Linux OS: Red Hat Enterprise Linux Server release 6.5 (Santiago), kernel 2.6.32-431.el6.x86_64. Windows OS: Windows 7 Enterprise, Server park 1, SPEC Benchmark (www.spec.org).

Software and workloads used in performance tests may have been optimized for performance only on Intel microgrossesses. Performance tests, such as SVSmark and MobileVark, are measured using peerfic computer systems, compoundents, software, operations and functions. Any change to any of those testions may cause the results to vary. You should consult other information and performance tests to assist you in fully exhausting your contemplicated purchases, including the performance of that product when combined with other products. * of their brands and names are the property of their respective owners. Benchmark Source: Intel corporation

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unjue to Intel microprocessors. These optimizations included SSE2_SSE3, and SSE5 instruction sets and other optimizations. Intel does not quarantee the availability. functionality, or effectiveness of any optimization on microprocessors on manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprotice use with Intel microprocessor. Seese refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804. Boost Fortran application performance on Windows* & Linux* using Intel® Fortran Compiler (lower is better)



Relative geomean performance, Polyhedron* benchmark- lower is better

Configuration: Hardware: Intel® Core¹⁰ // 74/70K CPU @ 350GHz, HyperThreading is eff, 16 GB RAM, Scharer Intel Fortan compler 150, Absdff 14.0.3, PGI Fortan'i 147, OpenF4', Grettran 4.9.0. Linux CS: Rei Hat Entempties Linux Server (relates 6.4 (Santiago), kernel 2.632/358, Bid x56 (6.4), Mindows OS, Windows 7 Enterprise, Sarvice pack 1. Pohyhedron Fortran Centerine (relative Care), Windows compiler switches, Absdft - rd4-OS-speed, math=0 - fast, math metoric-core av/INTEGER stack.04000000. Intel® Fortran compiler (ratio), tage in the stack.45000000. PGI Fortant - rdates 0-Mindemine // Algae-last.Intel // Algae-last

Software and workloads used in performance tests may have been optimized for performance only on Intel microgrocessors. Performance tests, such as SVSmark and MobileNark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to asist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. The combined with other products.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations included SSE2. SSE3, and SSE3 instruction sets and other optimizations. Intel does not quarantee the availability. functionality, or effectiveness of any optimization on microprocessors on manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprotecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804.



Scalability and Productivity - TBB Intel® Threading Building Blocks



Configuration Info - SW Versions: Intel" C++ Intel" 64 Compiler, Version 14.0, Intel" Threading Building Biocks (Intel" TBB) 4.2; Hardware: Intel" Xeon Phil" Coprocessor 7120X (166B, 1.238 GHz, 61/2/44T); MPSS Version: 2.1.6720-13; Flash Version: 2.1.02.0386; Host: 2x Intel(R) Xeon(R) CPU E5-2680 0 @ 2.70GHz (16C/32T); 64CB Main Memory;05: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks were run on Intel" Xeon Phil" Coprocessor, Benchmark Source: Intel Corp. Note: sudoku and tachyon are included with Intel TBB

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.

* Other brands and names are the property of their respective owners.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include 5SE2, SE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization no microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Please refer to the applicable product Use

Developer Productivity

"Intel® TBB provided us with optimized code that we did not have to develop or maintain for critical system services. I could assign my developers to code

what we bring to the software table."

Michaël Rouillé, CTO, Golaem



Intel® Integrated Performance Primitives Overview

A software developer's competitive edge



Optimized performance focused on the compute-intensive tasks that matter to you

Easy to use building blocks to create high performance workflows in String Processing, Data Compression, Image Processing, Cryptography, Signal Processing, & Computer Vision

Unleash your potential through access to silicon



Consistent C APIs span multiple generations of Intel's processors and SoC solutions, removing the need to develop for specific architecture optimizations

Included in Intel[®] Parallel Studio XE Suites

The optimizations you need, available where you need them



Optimization Notice

Intel® Math Kernel Library is a Computational Math Library

Mathematical problems arise in many scientific disciplines



Energy



Signal Processing



Financial Analytics



Engineering Design



Digital Content Creation



Science & Research

These scientific applications areas typically involve mathematics

...

- Differential equations
- Linear algebra
- Fourier transforms
- Statistics

$-\frac{\partial u^2}{\partial x^2} - \frac{\partial u^2}{\partial y^2} + q \ u = f(x, y)$

Intel[®] MKL can help solve your computational challenges



Optimization Notice

Tune Applications for Scalable Multicore Performance Intel® VTune™ Amplifier XE Performance Profiler

Is your application slow?

Does its speed scale with more cores?

Tuning without data is just guessing

- Accurate CPU, GPU¹ & threading data
- Powerful analysis & filtering of results
- Easy set-up, no special compiles



For Windows* and Linux* From \$899 (GUI only now available on OS X*)

"Last week, Intel[®] VTune[™] Amplifier XE helped us find almost 3X performance improvement. This week it helped us improve the performance another 3X."

Claire Cates Principal Developer SAS Institute Inc.

¹ Windows* only.

http://intel.ly/vtune-amplifier-xe

Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



1) Analyze it.

Advisor XE Workflow

1. Survey Target

Where should I consider adding

parallelism? Locate the loops and functions where your program spends its

time, and functions that call them.

Collect Survey Data

×ΨX

Design Then Implement Intel[®] Advisor XE Thread Prototyping

История успеха Межведомственный Сулеркомпьютерный Центр РАН



XF

Custer

XF



Оптимизацию скорости работы прихожений в распоеделенных и пибридных. средах на мошном и энергоэффективном суперкомпьютере МВС-10П с сопроцессорами Intel* Xeon Phi^{*}, созданном в МСЦ РАН группой компаний РСК на базе архитектуры «РСК Торнадо», обеспечивает программный пакет Intel* Cluster Studio XE 2013. Например, это приложения с методами Monte-Carlo, приложения квантовой хронодиначики, а также при решении задач расчета. пропназа погоды WRF и др.

История успеха Лаборатория I-SCALARE В МФТИ



Оптинизацию скорости работы приложений на энергоэффективном суперкомпьютере на базе архитектуры «РСК Торнадо» в Лаборатории суперкомпьютерных технологий для биомедицины, фермакологии и малоразмерных структур в МФТИ обеспечивает программный пакет Intel® Cluster Studio XE 2013. Тен самын, российские ученые получили возможность проводить более масштабные исследования, что позволяет достичь очередных успехов в моделировании поведения вирусов и в создании в бидущем новых лекарств для борьбы со многими опасными заболеваниями.

https://software.intel.com/en-usiarticles/sdp-case-shudies.

История успеха

Федеральная служба по гидрометеорологии и мониторингу окружающей среды Российской Федерации (Росгидромет)





Новый энергоэффективный и компактный вымислительный кластер Роспудронята с ликовой производительностью 35 ТФАООС бласодаря инновационной архитектуре «РСК Торнадо» с жидкостным охлаждением, созданный на базе процессоров Intel* Xeon* E5-2690 и серверных плат Intel* \$2600)P, стал рабочим инструментом российских метеорологов для дальнейшего развития. оперативных технологий с целью повышения точности, заблаговременности и детализации прогноров погоды. Например, с его помощые решались радачи. оперативного модалирования и прогнозирования погоды в районе Сочи во время. проведения Зинних Олимпийских и Паралимпийских Игр в марте 2014 г.



Конференция Intel

Производительность. Надежность. Точность. Попробуйте сейчас 🕥



Ousle

* 6

intel

Software



REMOTE SENSING IN ASIA PACIFIC Международная конференция Дистанционное зондирование окружающей среды: научные и прикладные исследования в Азиатско-Тихоокеанском регионе (RSAP2013)

Вандаастом, Россан, 24-27 сентибри 2013 г.









Официальный спонсор







История успеха: ЮУрГУ





Механизм «одевания» виртуального платья на манекен



) 25

Процесс динамического взаимодействия баллистической ткани с пулей



tel) 26

How can Intel Tools help Oil & Gas applications?

Task	Typical Problems						
Seismic Exploration	Very Large Jobs, Fault tolerance, Complex FFTW's						
Reservoir Modeling	Memory Bound Apps, Complex Fluid Mechanics, Large Memory Footprint						
Field Operations	Optimizing oil distribution in the field, Signal Processing						
"Both Shell and Intel in engineer-to-engine optimize Shell's algor processors and to ena core counts. We belie key to our HPC suc We utilize the Intel® Intel® Math Kernel Li Intel® VTune™ Perfo	have made significant investments eer collaboration and training to ithms and applications for the Intel able our codes to fully utilize rising eve our optimization efforts are a cess . C++ and Fortran compilers and ibrary, as well as tools such as rmance Analyzer."		Oil & Gas: Additional ReadingArticle: Optimize Seismic Image Processing on Intel MICArticle: Developing seismic imaging code for Intel Xeon PhiWhite Paper: 3D Finite Differences on Multi-core ProcessorsWhite Paper: Shell Drill Downs on Hundredfold Improvements in HPCTips and Tricks for finite difference				

Intel Tools are used by majority of leading oil and gas companies



Oil & Gas: Reservoir Modeling

Problem Memory bound apps, complex fluid mechanics, large memory footprint

1: Identify bottlenecks w/ Intel[®] VTune[™] Amplifier XE, ensure your software is utilizing all CPU cores.

Where is my application...

Function - Call Stack CPU Time Spending algorithm_2 3.560s Time? K do_xform ← 3.560s ∃ algorithm_1 1.412s MEM_LOAD... Line LLC_MISS Wasting 475 float rx, ry, rz = Time? float param1 = (AA 477 float param2 = (AA 478 bool neg = (rz < 0 Wait Time Wait Waiting Ideal Count Idle Poor Ok Too 18,277 176.504s Long? 5,499 84.681s 5,489 84.612s

2: Increase app performance by reusing optimized Linear Algebra functions in Intel Math Kernel Library



3: Use Intel[®] Inspector XE to identify memory and threading errors

Detect Deadlocks and Data Races Intel Inspector XE 2013				
\land \varTheta Targe	et 🛕 Analysis Type 🖪 Collection Log 🛛 🔶 Summary			
Problems			8	
ID 🔺 🎕	Problem Sources Modules	State	*	
🗄 P1 🔕	Data race find_and_fix_t find_and_fix_threading_errors.exe	New New		
⊞ P2 🔇	Data race winvideo.h find_and_fix_threading_errors.exe	P Confirmed	-	
₫ 1 🛛 —	1 of 9 🕨 🔠 Code Locations: D	ata race	Ŷ	
Description	Source Function Module		*	
Read	winvideo.h:201 loop_once find_and_fix_threading_errors.exe	e		
199 {	find_and_fix_th	nreading_er		
200	// screen update notify		Ξ	
201	if(int updates = g_updates) {			
202	g_updates = 0;			
203	if(g_video->updating) { g_			
Write	winvideo.h:270 next_frame find_and_fix_threading_errors.exe	e		
268 {	find_and_fix_th	nreading_er		
269	if(!running) return false; find_and_fix_th	nreading_er		
270	g_updates++; // Fast but inacc			
271	if(!threaded) while(loop_once(
272	else if(g_handles[1]) {		Ŧ	



Oil & Gas: Seismic Exploration

Problem Very large jobs, apps require fault tolerance, complex **FFTW's**

1: Intel MPI Library scales to 120k processes and is interconnect independent. Intel Trace Analyzer and Collector scales to 6k processes, can trace communication type and identify user code

2: Automatic job restart via support for Berkeley Labs **Checkpoint Restart**



Industry Leading Performance with Intel[®] MPI Library 4.1 Relative (Geomean) MPI Latency Benchmarks on Linux* 64 (Higher is Better) 96 Processes on 8 nodes (InfiniBand + shared memory) Up to 2.6X as fast as on 8 nodes 2.55 2.38



Configuration Info - SW Versions: Intel® C/C++ version 13.0, Intel® MPI Library 4.1, Platform MPI 8.2.1, MVAPICH2 1.8, Open MPI 1.6.1, Intel® MPI Benchmarks 3.2.4; Hardware: Intel® Xeon® CPU DP X5680 @ 3.33GHz, RAM 24GB; Interconnect: InfiniBand, ConnectX adapters; QDR; Operating System: SLES 11.1; Notes: 96 Processes on 8 nodes (InfiniBand + shared memory). All listed MPI libraries were built with the Intel® C++ Compiler 12.1 Update 10 for Linux*

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist ou in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. * Other brands and names are the property of their respective owners. Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. lotice revision #20110804



3: Improve performance using pre-optimized FFT functions in Intel Math Kernel Library

Fast Fourier Transforms Multi-dimensional

(up to 7D) FFTW* Interfaces

CLUSTER

Cluster FFT





"Intel MKL is indispensable for any high-performance computer user on x86 platforms." —PROF. JACK DONGARA, INNOVATIVE COMPUTING LAB, UNIVERSITY OF TENNESSEE, KNOXVILLE

A Very Good Kitty, Indeed

"By adopting the Intel® MKL DGEMM libraries, our standard benchmarks timing improved between 43 percent and 71 percent..." MATT DUNBAR, SOFTWARE DEVELOPER, ABAQUS, Inc.

DreamWorks Animation's *Puss in Boots* Uses Intel[®] Math Kernel Library to Help Create Dazzling Special Effects

BY GARRET ROMAIN



"We want solid building blocks that we know will be robust and have optimal performance. Intel MKL provides that. We can start understanding the artistic benefits of a complex algorithm more quickly if we don't have to build every component of a system from scratch." —RON HENDERSON, SR.MANAGER, R&D, DREAMWORKS ANIMATION



Case study: Engineering analysis



• Intel® Parallel Studio helped identify conventionally difficult errors in the parallel version of the SIMULIA software. Simulation time reduced by more than 60 times when running on 128 cores.

Multicore Intel® Architecture	Head gasket simulation: Sparse linear equations with 5.3M variables, 2.6E13 Flops
1 core	3 days
16 cores	06:40:40
32 cores	03:20:20
64 cores	01:40:40
128 cores	01:06:06







Тенденции









Тенденции: ІТ-обучение

IT-индустрия все больше вовлекается в систему образования и участвует в формировании образовательных программ

В НОУ ИНТУИТ Академия ×	_ _ ×
$\leftarrow \rightarrow$ C f \square intel.intuit.ru	≡
ФЕГИСТРАЦИЯ ВХОД	Твой путь і 📤
	Искать
Учеба Академии Учителя Рейтинг Магазин	с 🔊 Новости 🎲 Помощь 🗿 <u>О пре</u>
Компании	
Академия Intel: Информация [-]	Мысли
Создана: 11.04.2013 Курсы: 26 Пользователи: 40152 / 5992 Тема: Программирование	Гелена Карманова Процедура mkl_dcooge
 Академия Intel – проект по публикации материалов по инструментам разработчика и технологиям Intel в интернете в виде набора бесплатных образовательных онлайн-курсов, изучить которые может любой желающий. Следналистратор 	предназначена для че комментировать
Лариса Фадина профессиональных программистов – специалистов в области параллельного программирования и программирования для	Дискуссии д
 Учеба мобильных устроиств с использованием инструментов Intel. Курсы включают текстовые конспекты лекции, слаиды к лекциям, описания лабораторных работ и сертификационные тесты. Успешное прохождение курсов сертификационной программы дает возможность получить сертификаты Intel Parallel Programming Professional и Intel Mobile Programming Professional по совокупности тем 	Вопросы
программировании и набору знании. При разработке курсов были учтены различные уровни подготовки слушателей и их возможная мотивация. Профессионал в программировании для мобильных устройств разработки	Гелена Карманова Процедура mkl_dcooge предназначена для че
Учебный класс Учебный класс	• ответить
	→

Тенденци: IT-кадры IT-индустрия создает внешние информационные порталы для студентов и внутренние корпоративные университеты

Intel Delta	Course 2014	Ir ×		And South Pro-	-	1	-	1000			3
← → C	ht	tps://delta.intel-up.o	rg							<u>ک</u>	=
	Intel	eltaCourse	2014								^
	A	Объявления 👻	Расписание	Регистрация	Контакты	Материалы	Лекторы	Войти –			
	INTE	L DELTA COUR	SE 2014								
	П <i>«Д</i> Цик Ниж	рограмма І Цополнитеј л лекций и тренингов пи кнего Новгорода и обла	ntel Delta пьные гла о программной инже ости.	Course Вы по So нерии для студентов	ftware E з, магистрантов и	ngineerin аспирантов естест	I G» венно-научных с	специальностей в	зузов		
	🗧 Пер	вое занятие состоится	19-го февраля 2014 г	г. в офисе на ул. Тур	огенева, 30, г. Ни	жний Новгород.					•



Тенденции: IT-исследования IT-индустрия говорит науке, что надо исследовать

TTRS News ×	
← → C 🔺 🗋 public.it	rs.net/news.html
TTRS	nternational Technology Roadmap for Semiconductors
About the ITRS	ITRS News
TIKS News	The ITRS continues to meet the pre-competitive needs of the global semiconductor industry.

ITRS News	The ITRS continues to meet the pre-competitive needs of the global semiconductor industry.						
Public Events	The new 2013 edition is now released ! Follow this link to the Summary Files.						
Sponsors							
ITRS Edition Reports and Ordering	2014 ITRS EVENTS						
Models	SEMICON West - Free Registration Until May 9, 2014!						
Papers and Presentations	Date: July 8-10, 2014						
Industry Links	Location: San Francisco, CA						
ITRS Teams	2014 ITRS Fall Public Conference						
ITRS Working Group Login	Hosted by the Korean Semiconductor Industry Association (KSIA). This event is held during the I-SEDEX 2014. Date: October 15, 2014						

Современная ІТ-индустрия становится лидером образовательных активностей в ІТ-областях



